

1 1621




Fig. 1
Prior Art

0162 2




Fig. 2
Prior Art

3A62




Fig. 3A

4/62n




Fig. 3B

5/62/




Fig. 3C

6/62




Fig. 3D

44

7062




Fig. 4A

8/62




Fig. 4B

9/6/22

ENTITY FXUCHK IS

```

    PORT(  S_IN      : IN std_ulogic;
            Q_IN      : IN std_ulogic;
            R_IN      : IN std_ulogic;
            clock     : IN std_ulogic;
            fails     : OUT std_ulogic_vector(0 to 1);
            counts    : OUT std_ulogic_vector(0 to 2);
            harvests  : OUT std_ulogic_vector(0 to 1);
    );

```

450 } }

452 { --!! BEGIN
 --!! Design Entity: FXU;

453 { --!! Inputs
 --!! S_IN => B.C.S;
 --!! Q_IN => A.Q;
 --!! R_IN => R;
 --!! CLOCK => clock;
 --!! End Inputs

454 { --!! Fail Outputs;
 --!! 0 : "Fail message for failure event 0";
 --!! 1 : "Fail message for failure event 1";
 --!! End Fail Outputs;

455 { --!! Count Outputs;
 --!! 0 : <event0> clock;
 --!! 1 : <event1> clock;
 --!! 2 : <event2> clock;
 --!! End Count Outputs;

456 { --!! Harvest Outputs;
 --!! 0 : "Message for harvest event 0";
 --!! 1 : "Message for harvest event 1";
 --!! End Harvest Outputs;

457 { --!! End;

440 } }

451 } }

ARCHITECTURE example of FXUCHK IS

```

    BEGIN
        ... HDL code for entity body section ...

```

458 } }

END;

Fig. 4C

10/62




Fig. 4D




Fig. 4E

12/70




Fig. 5A

AUS92000223US1
Williams, et al.
C-API Instrumentation for HDL Models

13 (70)





Fig. 5B

Fig. 6A



15/00




Fig. 6B




Fig. 7

17/00




Fig. 8A
Prior Art

entity FSM : FSM




Fig. 8B
Prior Art

19/20

ENTITY FSM IS

PORT(
....ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

fsm_state(0 to 2) <= ... Signal 801 ...

853 { --!! Embedded FSM : examplefsm;
859 { --!! clock : (fsm_clock);
854 { --!! state_vector : (fsm_state(0 to 2));
855 { --!! states : (S0, S1, S2, S3, S4);
856 { --!! state_encoding : ('000', '001', '010', '011', '100');
857 { --!! arcs : (S0 => S0, S0 => S1, S0 => S2,
858 { --!! --!! (S1 => S2, S1 => S3, S2 => S2,
--!! --!! (S2 => S3, S3 => S4, S4 => S0);
--!! End FSM;

852 } 860 }

END;

Fig. 8C

20/10/06

entity FSM : FSM

850





Fig. 9

21570

Fig. 10A



<instantiation identifier> . <instrumentation entity name> . <design entity name> . <eventname>

Fig. 10B





Fig. 10C

<instantiation identifier> . <design entity name> . <eventname>

Fig. 10D

Fig. 11A




2470

```
--!! Inputs  
--!! event_1108_in <= C.[B2.count.event_1108];  
--!! event_1124_in <= A.B.[B1.count.event_1124];  
--!! End Inputs
```

Fig. 11B

```
--!! Inputs
--!! event_1108_in <= C.[count.event_1108]; ~~~~~1171
--!! event_1124_in <= B.[count.event_1124]; ~~~~~1172
--!! End Inputs
```

Fig. 11C



ENTITY X IS

PORT(: : :);

ARCHITECTURE example of X IS

BEGIN.

... H

... HDL code for X ...

•
•
•
•

1221 { Y:Y
PORT MAP();

$$1222 \left\{ \begin{array}{l} A \leq \dots \\ B \leq \dots \\ C \leq \dots \end{array} \right.$$

1223 { --!! [count, countname0, clock] <= Y.P; 1232
 --!! Q <= Y. [B1.count.count1] AND A; 1234
 --!! [fail, failname0, "fail msg"] <= Q XOR B;
 --!! [harvest, harvestname0, "harvest msg"] <= B AND C;

END;

1236

Fig. 12B




FIG. 13




FIG. 14




FIG. 15

1600
↓

Version <u>1602</u>	Array type <u>1604</u>
	Subfields <u>1606</u>
	Enum map <u>1608</u>

Trace data
1610

FIG.16




FIG.17